AMENDMENT

In the Claims:

Please amend the claims according to the following listing of claims and substitute it for all prior versions and listings of claims in the application.

1. (Currently Amended) A method of manufacturing a non-volatile memory cell, comprising:

forming a first dielectric layer over a substrate;

forming a second dielectric layer having a trench over the first dielectric layer;

forming a pair of charge storage spacers on sidewalls of the trench;

forming a third dielectric layer over the substrate to cover the first dielectric layer, the charge storage spacers and the second dielectric layer;

forming a conductive structure on a position over the charge storage spacers on the third dielectric layer;

forming a pair of dielectric spacers on sidewalls of the conductive structure;

removing portions of the third dielectric layer, the second dielectric layer and first dielectric layer not covered by the conductive structure; and

forming source/drain regions in the substrate at each side of the conductive structure.

- 2. (Original) The method of claim 1, wherein the first dielectric layer comprises a silicon oxide layer.
- 3. (Original) The method of claim 1, wherein forming the pair of charge storage spacers on the sidewalls of the trench comprises:

forming a charge storage material layer over the substrate; and etching back the charge storage material layer.

- 4. (Original) The method of claim 3, wherein an etching selectivity of the charge storage material layer has different etching selectivity from the second dielectric layer.
- 5. (Currently Amended) The method of claim 4 3, wherein the charge storage material layer is a silicon nitride layer or a silicon oxynitride layer.
- 6. (Original) The method of claim 3, wherein the charge storage material layer comprises a doped polysilicon layer.
- 7. (Currently Amended) The method of claim 6 3, further comprising a step of performing an annealing process after etching back the charge storage material layer so as to eliminate damage of the charge storage material layer caused by the etching-back process.
- (Currently Amended) The method of claim 6 1, wherein the third dielectric layer is a silicon
 oxide-silicon nitride-silicon oxide layer or a silicon oxide-silicon nitride layer or a silicon
 oxide layer.
- 9. (Canceled)
- 10. (Currently Amended) A method of manufacturing a flash memory cell, comprising:

forming a tunneling dielectric layer over a substrate;

forming a patterned dielectric layer having a trench over the tunneling dielectric layer; forming a conductive layer over the substrate to cover a surface of the trench;

removing portions of the conductive layer to form a pair of conductive spacers on sidewalls of the trench;

forming an inter-gate dielectric layer over the substrate to cover the patterned dielectric layer, the pair of the conductive spacers and the tunneling dielectric layer;

forming a control gate on a position corresponding to over the conductive spacers on the inter-gate dielectric layer;

forming a pair of dielectric spacers on sidewalls of the control gate, wherein a portion of the inter-gate dielectric layer is exposed:

removing the exposed inter-gate dielectric layer, the patterned dielectric layer and the tunneling dielectric layer; and

forming source/drain regions in the substrate at each side of the control gate.

- 11. (Original) The method of claim 10, wherein the tunneling dielectric layer comprises a silicon oxide layer.
- 12. (Original) The method of claim 10, further comprising a step of performing an annealing process after removing portions of the conductive layer.
- 13. (Original) The method of claim 10, wherein the inter-gate dielectric layer is a silicon oxide-silicon nitride-silicon oxide layer or a silicon oxide-silicon nitride layer or a silicon oxide layer.
- 14. (Canceled)
- 15. (Currently amended) A method of manufacturing a silicon-oxide-nitride-oxide-silicon (SONOS) memory cell, comprising:

 forming a pad oxide layer over a substrate;

forming a patterned dielectric layer having a trench over the pad oxide layer;

forming a charge-trapping layer over the substrate to cover the trench;

removing portions of the charge-trapping layer to form a pair of charge-trapping spacers on sidewalls of the trench;

forming a top oxide layer over the substrate to cover the surface of the patterned dielectric layer, the pair of the charge-trapping spacers and the pad oxide layer;

forming a gate on the top oxide layer over the charge-trapping spacers;

forming a pair of dielectric spacers on sidewalls of the gate, wherein a portion of the top oxide layer is exposed;

removing the exposed top oxide layer, the patterned dielectric layer and the pad oxide layer underneath; and

forming a source/drain region in the substrate at each side of the gate.

- 16. (Original) The method of claim 15, wherein an etching selectivity of the patterned dielectric layer is different from an etching selectivity of the charge-trapping layer.
- 17. (Original) The method of claim 15, wherein the charge-trapping layer is a silicon nitride layer or a silicon oxynitride layer.
- 18. (Canceled)